Analysis and design of a DC voltage-controlled static VAr compensator using quad-series voltage-source inverters by Fujita, Hideaki et al.
Engineering
Electrical Engineering fields
Okayama University Year 1996
Analysis and design of a DC
voltage-controlled static VAr
compensator using quad-series
voltage-source inverters
Hideaki Fujita Shinji Tominaga
Okayama University Okayama University
Hirofumi Akagi
Okayama University
This paper is posted at eScholarship@OUDIR : Okayama University Digital Information
Repository.
http://escholarship.lib.okayama-u.ac.jp/electrical engineering/7
Analysis and Design of an Advanced Static 
U sing Quad- Series Volt age- Source 
Hideaki F'ujita, Member, IEEE, Shinji Tominaga, and Hirofumi 
Okayama University 
Okayama 700, JAPAN 
Var Compensator 
I nver t er s 
Akagi, Senior Member, IEEE 
Abstract-This paper presents an advanced static var com- 
pensator (ASVC) using quad-series voltage-source inverters. 
The ASVC consists of four three-phase voltage-source in- 
verters having a common dc capacitor and four three-phase 
transformers, the primary windings of which are connected 
in series to each other. Although each inverter outputs a 
square wave voltage, the synthesized output voltage of the 
ASVC has a 24-step wave shape. This results not only in a 
great reduction of harmonic currents and dc voltage ripples 
but also in less switching and snubbing losses. 
This paper develops the analysis of the transient response 
and the resonance between ac reactors and the dc capaci- 
tor with the focus on practical use. Experimental results 
obtained from a small-rated laboratory model of lOkVA are 
also shown to verify the analysis leading to the design of the 
dc capacitor. The experimental and analytical results agree 
well each other. 
I. INTRODUCTION 
TTENTION has been paid to advanced static var A compensators (ASVCs) of 50 - 300MVA consisting 
of voltagesource inverters using GTO thyristors not only 
for improving power factor but also for stabilizing trans- 
mission systems. The ASVCs can adjust the amplitude of 
output voltage of the inverters by means of PWM or non- 
PWM operation, thus producing either leading or lagging 
reactive power [1]-[8]. 
A pulsewidth-modulated ASVC [1]-[5], in which the dc 
voltage is controlled to remain a constant value, can achieve 
a high speed response of reactive power at the expense 
of increasing switching and snubbing losses. In practical 
applications of large capacity ASVCs to power systems, 
high efficiency is the first priority as well as high reliability 
be. 
On the other hand, a dc voltagecontrolled ASVC [S]-[S], 
which directly controls the dc capacitor voltage by adjustr 
ing a small amount of active power to flow into or out of the 
voltagesource inverters, results in less switching and snub- 
bing losses because of non-PWM operation. However, it 
has been pointed out that the dc voltagecontrolled ASVC 
is inferior in the transient response of reactive power to 
the pulsewidth-modulated ASVC because of non-PWM 
operation. Some papers and articles dealing with the dc 
voltagecontrolled ASVC have been published, but they 
have excluded the transient response of reactive power and 
the capacity or capacitance of the dc capacitor from anal- 
ysis. Therefore, they have provided the following interpre- 
tations: 
The smaller the capacitance, the faster the response of 
The larger the capacitance, the smaller the voltage 
reactive power. 
fluctuation across the dc capacitor. 
In this paper, the analysis of the dc voltagecontrolled 
ASVC consisting of quad-series voltagesource non-PWM 
inverters is presented, putting emphasis on the transient 
response of reactive power, and on the capacity of the dc 
capacitor. A new model for the ASVC based on the pq 
theory [l] is developed, which has the ability to deal with 
the power flow between the ac and dc sides in a transient 
state. The analysis leads to the following interesting phe- 
nomena which can not be explained by the conventional 
interpretations mentioned above: 
The capacity of the dc capacitor has almost no effect 
on the transient response of reactive power. 
The dc voltage fluctuation is not in inverse proportion 
to the capacitance. 
The ASVC falls into resonance between the dc capac- 
itor and the ac reactors at a specified frequency. 
Some experimental results obtained from a small-rated lab- 
oratory model of 1OkVA agree well with the analytical r e  
sults, verifying the validity of the interesting phenomena 
found out in the paper. 
Moreover, it is shown by experiment and analysis that 
a feedback control loop of instantaneous reactive power 
makes it possible to achieve a fast response time of reactive 
power of 5msec. 
11. VOLTAGE-CONTROLLED ASVC 
A .  Experimental System Configuration 
Fig.1 shows a system configuration of an advanced static 
var compensator of lOkVA which consists of quad-series 
voltagesource inverters. The circuit parameters are shown 
in Table I. Each threephase inverter is characterized by 
non-PWM operation, producing the output voltage of a 
six-step waveform. The dc links of the four voltagesource 
inverters are connected in parallel with a common dc ca- 
pacitor of 500pF. The ac terminals of the inverters are con- 
nected to the supply via four threephase transformers, the 
detailed configuration of which is shown in Fig.2. Each 
transformer has the three-phase windings of A or Y con- 
nection in the primary, which are separated phase by phase, 
and has the three-phase windings of A connection in the 
secondary. A voltage ratio of each transformer between the 
primary and secondary is 1:3. 
In Fig.1, the inverters INV.l and INV.3 operate at a 
leading phaseangle of 7.5" to the supply voltage, while 
INV.2 and INV.4 operate at a lagging one of 7.5". This 
results in a great reduction of supply harmonic currents 
and dc link voltage ripples because the synthesized output 
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Fig. 1. Experimental system configuration. 
Vc 
Fig. 2. Connection of four three-phase transformers. 
voltage of the ASVC looks like a 24step waveform. The 
fundamental component of the synthesized voltage is given 
bY 
where m is the number of the series connected inverters, 
and n means the voltage ratio of each transformer between 
the primary and secondary. Since m = 4 and n = 3 in the 
experimental system, the ratio of the fundamental voltage 
of the synthesized output to dc voltage of the ASVC, K is 
1.03. 
TABLE I 
CIRCUIT PARAMETERS OF EXPERIMENTAL SYSTEM. 
reactive power rating & I  10kVA 
line to line voltaffe of supply Vs I 200v 
angular frequency of supply WO I 2n x 60rad/s 
dc voltage Vr 1 150-250V 
dc capacitance C I  500pF 
inductance of ac reactors L.q I 1.3mHf12%) 
leakaEe inductance 1 1 1.4mH(13%) 
euuivalent resistance R I  0.28fl 
ratio of dc voltage to ac voltage K I 1.03 
i L  R 
Fig. 3. Single phase equivalent circuit. 
Fig. 4. Phaser diagram of ASVC. 
B. Basic Principle in Steady State 
Fig.3 shows a singlephase equivalent circuit of the 
ASVC. Here, Vs is a supply voltage phaser, V is an output 
voltage phaser of the ASVC, L and R are a reactor and 
a resistor included in the transformer. As well-known, the 
reactive power of the ASVC can be adjusted by controlling 
the amplitude of V .  If IVsl > 11’1, the ASVC produces a 
lagging reactive power, while, if lVsl < it generates a 
leading one. The dc voltage-controlled ASVC can control 
the amplitude of the output voltage by adjusting a small 
amount of active power to flow into or out of the ASVC. 
Fig..l(a) shows a phaser diagram in the case that V lags 
to Vs.  Here, A0 is a phase angle between Vs and V ,  and i 
is a supply current phaser. In Fig.4(a), is in phase with 
V . ,  so that a small amount of active power flows into the 
ASVC, thus charging the dc capacitor. In the case that 
V leads to VS, as shown in Fig.$(b), a small amount of 
active power flows out, thus discharging the dc capacitor. 
Accordingly, a large amount of reactive power produced by 
the ASVC can be controlled by adjusting a small amount 
of phase angle AO. 
111. TRANSIENT A ALYSIS FOR ASVC 
A. Modeling for Transient Analysis of ASVC 
made in modeling of the ASVC: 
For the sake of simplicity, the following assumptions are 
1. Any harmonic voltage caused by the switching oper- 
ation of the inverters is excluded from the synthesized 
output voltage of the ASVC. 
2. The instantaneous amplitude of the synthesized oub 
put voltage is in proportion to the instantaneous volt- 
age of the dc capacitor. 
3. The active power on the ac side is equal to that on 
the dc side: No power loss occurs in the inverters. 
Assumptions 1 and 2 mean that the harmonic voltage 
caused by fluctuation of the dc voltage is included in the 
synthesized output voltage, which has been excluded from 
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conventional modeling. 
Assume an ideal three-phase power supply given by 
I cos WO t cos(wot - 2i7/3) , (2) cos(wot + 2i7/3) [ ::: ] = gvs [ vsw 
where Vs is the rms voltage of the supply and WO is its an- 
gular frequency. Assumptions 1 and 2 lead to the following 
output voltage of the ASVC. 
cos(wot + A@) 
C O S ( W O ~  + 2 ~ / 3  + A@) 
cos(wot - 2 ~ / 3  +A@) 
Simulation 
- - Approximation 
- Theory 
T 
R = 0.24R (6%) 
L = 2.7mH (25%) 
R = 0.22R (5.5%) ' L = 1.4mH (13%) 'S 10 
K U  E OO 1000 2000 
dc capacitor C[pF] 
Fig. 5.  Relationships between dc capacitance and time constant of 
response of qs. 
where A0 is the angle between the supply and synthesized 
output voltage, and K is the ratio of the ac voltage to the 
dc voltage of the ASVC. Fig.3 gives the following equation. 
where 
AI = C [sinAO(t)] = (sinAO,)/s 
A2 = C [I - cosAO(t)] = (1 - CCSAO~)/S 
A3 = C [sin AO(t) cos AO(t)] = (sin A01 cos AOl)/s vsw 
Assumption 3 means that the active power on the ;U: side 
equals that on the dc side of the ASVC as 
Assumption that R2/L2 + K2/LC >> WO' produces the 
following approximate equation. 
dvc (5) 
d C  
d t  2 P = vUiu + vuiu + vwiw = ---vc2 = cVc-. d t  
The pq theory [l] makes a great contribution to trans- 
forming (2) - (5) to 
L $ + R  - W ~ L  Vs - KVCCOSAO [ woL L $ + R ]  [ :]I[ -KvcsinAO 
( 6) 
Eq.(5) is represented by using i, and i, as follows. 
dvc K - = - (i, cos A0 + i, sin A@) 
d t  C (7) 
In (6) and (7), i, is an active power component and i, is 
a reactive power component. The instantaneous reactive 
power drawn from the supply, qs is given by 
qs = us,. i, - usq i, = vs. i,. (8) 
B. Transient Response of Reactive Power 
Let's discuss the transient response of instantaneous re- 
active power qs for a step change of phase angle AO. How- 
ever, non-linear functions, that is, the terms of sin A0 and 
casA0, included in ( 6 )  and (7), make it difficult to directly 
solve the transient response of qs. Assume that A0 changes 
from 0 to A01 as AO(t) = A01 - u(t), where u(t) is a unit 
step function. the Laplace function for the reactive power 
Iq(s)  is obtained from (6) and (7), as 
(9) 
L 
K2R 
s + -
I&) = - 
- + - + WO2 s3 + 2% L + (" L2 LC K2 ) L2C 
B2 + B3 
s s + R/L + s2 + (R/L)s + K2/LC 
where 
B1 = (sin A01 cosA@~)/R 
B~ = (1 - COSAO,)W~C/K~ 
B3 = sinAOl(1- cosAOl)/L 
The first and second terms on the right side in (10) are a 
dominant response of reactive power, while the third term 
means that an oscillatory component exists. The time con- 
stant of the transient response of reactive power, T is equal 
to the time constant determined by L and R in Fig.3. 
L T =  - 
R '  
Note that the capacity or capacitance of the dc capacitor, 
C is excluded from (11). This means that an amount of 
the active power flowing into the ASVC is proportional to 
C at the time of the step change of AO. 
Fig.5 shows the relationship between the capacity of the 
dc capacitor and the time constant of the reactive power. 
The plots for L(= 1) = 1.4mH (13%) are also shown in Fig.5 
because total inductance on the ac side, L(= LS + 1) = 
2.7mH (25%), which is used in the following experiments, 
may be larger than that in a practical system. The resistor 
R includes an equivalent resistance which is calculated from 
the losses of the transformers and the inverters because 
the losses are too large to be neglected. The solid lines 
indicate theoretical results without any approximation (see 
Appendix I), the broken lines show (lo), and the dots show 
simulated results to verify the theory and approximation. 
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The simulated results concur with the theoretical lines. 
The theoretical lines show a small increase according to 
the capacity of the dc capacitor C. However, the differ- 
ence between the theory and approximation is not so large 
in range of C < 1000pF in which the capacitance of the 
dc capacitor used in the experiments exists. The approxi- 
mation is applicable for usual practical systems having the 
reactors around 15% because the difference becomes small 
as the inductance of the ac reactors becomes small. 
C. Resonance Between AC Reactors and DC Capacitor 
As mentioned above, the third term in (10) is an oscilla- 
tory component. In other words, the dc voltagecontrolled 
ASVC may fall into resonance between the ac reactors and 
the dc capacitor at a specific frequency. If a harmonic volt- 
age, the frequency of which coincides with such a resonant 
frequency, were included in the supply, a large amount of 
harmonic currents would flow into the ASVC, and an ex- 
cessive voltage fluctuation would then occur in the dc ca- 
pacitor. 
Assuming the resistance of R = 0 in (9), the resonant 
angular frequency is given by 
W R  = f E-- - + WO2. (12) 
Since WR is the angular frequency on the pq coordinates 
or on the dc side of the ASVC, the resonance occurs at 
WO f WR on the ac side of the ASVC. 
To calculate the fluctuations of the dc voltage and the 
active power caused by the harmonic voltage in the supply, 
(6) is expanded as 
usq - Kvc sin A8 ' 1 vsP - KVC COS A$ 
( 13) . ,  
where usp and usq are p and q components in the supply 
voltage, respectively. 
Considering A% a constant value in (7) and (13), the 
Laplace transformed active power component Ip(s )  and dc 
voltage Vc(s) are given as the following equations. 
LC 
K 2  sin A0 cos A0 
LC 
f 14) \ I  
KILC 
R2 K 2  
L2 LC ) 
. [{ ( s t ~ ) c ~ A ~ - w 0 s i n A 8  
> I  
- + - - t w o 2  s t -  
t { ( s  + 2) sin*$ + W O  cosA% VS,(S) 
(15) 
0 Simulation 
- Theory 
500 1000 1500 
capacitance of C[pF]  
~ 0 ; ~ " ' ' '  ' I '  ' " I '  
Fig. 6. Voltage fluctuation of dc capacitor caused by 3rd harmonic 
voltage of 1% in supply. 
LU 
500 1000 1500 
capacitance of C[pF] 
Fig. 7. Harmonic amplitude of i, caused by 3rd harmonic voltage of 
1% in supply. 
Eq.(15) tells us that the amount of the dc voltage fluc- 
tuation is determined not only by the amplitude of the 
harmonic voltage included in the supply but also by the 
operating angle A%. 
Figs.6 and 7 show the dc voltage fluctuation VC and the 
active power component I, caused by a 3rd-order harmonic 
voltage of 1% which is included in the supply. Here, A8 is 
a constant value of -0.06rad. The 3rd harmonics on the 
ac side of the ASVC make the dc voltage fluctuate at twice 
the supply frequency. In Fig.6, the maximum voltage fluc- 
tuation, which is 4V (2% of the dc voltage), appears at the 
point of C = 900pF because the resonant frequency WR is 
equal to twice the supply frequency. At the point of reso- 
nance, the amplitude of the harmonic current in I p  reaches 
3.5A, which is 10% of the rated current of the ASVC. The 
resonance would be a serious problem in a practical system, 
because an equivalent resistance in a practical system, R 
may be smaller than that of the experimental system. 
The above analytical results don't agree with predictions 
in a conventional interpretation, The reason is a conflict 
between the following assumption of dc voltage fluctuation 
and the following calculation of the harmonic current in the 
conventional interpretation. That is, the harmonic current 
in the supply has been calculated under such an assump 
tion that no harmonic voltage is included in the synthesized 
output of the ASVC. This means that any dc voltage fluc- 
tuation has been neglected. But the calculation of the dc 
voltage fluctuation has been performed based on the har- 
monic current calculated under the above assumption. 
The dc voltage fluctuation affects the supply current in 
the new modeling developed in this paper because the out- 
put voltage of the ASVC includes the harmonic voltage 
caused by the dc voltage fluctuation. The resonance b e  
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Counter Circuit 
qs lOkVar 
wot 
Gate 
Signal 
- 
- 
0 - b -  ' 
Pq 'us 
\\\ 2 
4 \\\ \\\ 
\\\ Transform 4 
Fig. 8. Block diagram of control circuit. 
qs lOkVar 
0 
tween the ac reactors and the dc capacitor occurs, when 
the harmonic voltage in the output increases the fluctua- 
tion of active power flowing into the ASVC. The dc voltage 
fluctuation becomes large as the capacitance increases up 
to 900pF as shown in Fig.6, when the harmonic voltage 
of the output cancels that in the supply and reduces the 
fluctuation of active power as shown in Fig.7. 
IV. CONTROL CIRCUIT 
Fig.8 shows the block diagram of the control circuit. 
The reactive power feedback using a PI controller makes it 
possible to improve the transient response of the reactive 
power. The pq transform circuit calculates the instanta- 
neous reactive power qs from the three-phase supply volt- 
ages us,, vs,, and vsw and the three-phase currents i,, i,, 
and i,. The calculated reactive power qs, and the refer- 
ence of reactive power, qs* are input to the PI controller 
which outputs a reference signal of phase angle A@. 
The counter produces the phase information, wet, from a 
signal generated by the PLL circuit, the frequency of which 
is 49152(24 x 2") times of the supply. The phase com- 
parator compares A0 with wet, and determines the time at 
which the corresponding switching device is turned on or 
off. The gate control circuit prevents each switching device 
from performing a multiple times of switching in one cycle 
caused by the fast change of AO. 
V. EXPERIMENTAL RESULTS 
Figs.9 - 12 show simulated and experimental waveforms 
for a step change of A0 from 0 to -0.08 rad under the same 
conditions except for the capacity of the dc capacitor. The 
output line-to-line voltage of the ASVC, v,, has a 24-step 
wave shape, so that the supply current is, is almost sinu- 
soidal. Before A0 is changed, is, and qs are equal to zero 
and the dc link voltage vc is 19OV. At the instance of the 
step change, vc and qs start rising up, and finally reach 
230V and 1Okvar in 50msec, respectively. The time con- 
stant of the transient response in Fig.10 is almost equal to 
that in Fig.12, which is llmsec, irrespective of the capacity 
of C.  From (ll), the theoretical time constant is given by 
- 
- 
I I I I I ,  . . . .  
L 2.7mH 
R 0.24Cl 
T = - = -= 11.2m~ec, 
vc 200v 
-0.2rad 
w 
lOms 
Fig. 9. Simulated waveforms for step change of As, where C=500pF. 
which agrees well with the experimental result. 
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L 
250V 
vc 2oov 
- 
AO* I5O' 
-0.2rad 
qs lOkVar 
w 
lOms 
Fig. 12. Experimental waveforms for step change of A@, where 
C=1000pF. 
vc 200v 50v3 150V 0 
ne* 
-0 2rad 
Qs d0kvar 
0 
Qs lOkvar 
0 
 
A 
M . .  
lOms 
Fig. 13. Simulated waveforms for step change of qs* ,  where 
C=500pF. 
250V 
vc 200v 
150V 
0 
A@* 
-0.2rad 
qS*lOkvar 
0 
qs 10kvar - 
0 -  , I I . I I 1  
M 
ioms 
Fig. 14. Experimental waveforms for step change of qs*, where 
C =500bF. 
.. 
250V 
vc 200v 
0 
- 
- 
150V , I , ,  I ,  I j I 
AO* 
-0 .2rd  V 
M 
l0ms 
Fig. 15. Simulated waveforms for step change of qs', where 
C=1000pF. 
vc 200v 
250:: 150V 
Ad* "1 
-0.2rad 
qs dOkvar 
0 
qs lOkvar - 
0 -  . -  , - , ~ . I  
M 
lOms 
Fig. 16. Experimental waveforms for step change of qs*, where 
C=1000pF. 
The voltage fluctuation of u c  in Fig.12 is larger than that 
in Fig.10, even if the capacity of G in Fig.12 is equal to 
twice of C in Fig.10. This is due to the resonance between 
the dc capacitor and the ac reactors, because the resonant 
frequency in Fig.12 is equal to twice the supply frequency 
of 60Hz. This shows that the reduction of the dc voltage 
fluctuation can be achieved, not by increasing the capacity 
of the dc capacitor, but by setting it to avoid the resonance. 
Figs.13 N 16 shows experimental waveforms for a step 
change of the reactive power reference from 0 to lokvar, 
where a reactive power feedback loop, having the feed- 
back gain of 3.5 x 10W5rad/var and the time constant TI of 
llmsec in a PI controller, is added to the control circuit. 
After the step change, vc and QS reached their final values 
in the steady state lOmsec later. In Figs.14 and 16, the 
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PI 
I 
A0* - ASVC 
Fig. 17. Block diagram of ASVC without dc voltage-regulating con- 
trol. 
PI 
"*+ 
ASVC 
I U I 
qs I 
I U I 
Fig. 18. Block diagram of ASVC with dc voltage-regulating control. 
time constant of the transient response is Smsec, irrespec- 
tive of the capacity of C,  which is much faster than that 
required in the practical applications. 
VI. EFFECT OF DC VOLTAGE-REGULATING CONTROL 
The effect of dc voltageregulating control is discussed in 
the following. Figs.17 and 18 show block diagrams of the 
ASVC, without (Fig.17) and with (Fig.18) the dc voltage 
regulating control having only a proportional gain of Kp, 
respectively. Here, AVC is an amount of voltage variation. 
If Kp = 0, Fig.18 becomes the same as Fig.17. 
Figs.19 and 20 show simulated results under the same pa- 
rameters as Fig.13 except for adding the dc voltage control. 
A large fluctuation in the dc voltage appears in Figs.19 and 
20 when compared with Fig.13. The dc voltageregulating 
control has no effect on improving the stability of the dc 
voltage. 
As well-known, addition of a current minor loop inside 
a speed major loop in an adjustable speed drive makes a 
great contribution to improving the stability of the torque 
control. The reason is that the response of the minor loop 
is much faster by 5 to 10 times than that of the major 
loop. However, the voltagecontrolled ASVC has the same 
response time with respect to i,, i, and vc because (9), 
(14) and (15) have the same characteristic equation. Thus, 
the dc voltageregulating control does not act as a minor 
loop for improving the stability of the dc voltage. 
VII. CONCLUSION 
In this paper, the transient analysis of the dc voltage 
controlled ASVC consisting of quad-series voltagesource 
non-PWM inverters has been explained in detail. A pq 
theory-based model for the ASVC has been developed to 
explore the transient behavior caused by power flow be- 
tween the ac and dc sides. The experimental results ob- 
tained from the laboratory system show concurrence with 
the analytical ones. 
The theoretical analysis explored in this paper has clar- 
ified the following interesting phenomena: 
L 
250V 
v c  2oov 
U 
r 
qS*lOkvar 
0 
qs lOkvar 
0 
H 
lOms 
Fig. 19. Simulated waveforms in case of adding dc voltage control, 
where K p  = -0.6 x 10-3rad/V. 
250V 
- 
v c  2oov .- 
A0* I,,:: 
-0.2rad I U 
JOkvar 
9s 
H 
lOms 
Fig. 20. Simulated waveforms in case of adding dc voltage control, 
where K p  = -1.2 x 10-3rad/V. 
8 
8 
For 
The time constant of the transient response of reac- 
tive power is determined by the ac inductance and the 
equivalent resistance rather than the capacity of the 
dc capacitor. 
The ASVC may fall into resonance between the dc ca- 
pacitor and the ac reactors at a specific frequency. 
the above reasons, the dc capacitor should be designed 
to avoid such resonance rather than to improve the tran- 
sient Tesponse. 
Moreover, the feedback control of instantaneous reactive 
power has made it possible to achieve a response time of 
5msec, which is fast enough to be used in practical appli- 
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cations. The authors believe that the dc voltagecontrolled [6] L. Gyugyi, “Reactive Power Generation and Control by Thyristor 
Trans. Ind. APPficat., vol. IA-15, no. 5, PP. 521- 
532, Sept./Oct. 1979. 
[7] Y .  Sumi, Y. Harumoto, T .  Hasegawa, M. Yano, K. Ikeda, and 
T. Matsura, “New Static Var Control Using Force-Commutated 
Inverters,” IEEE Trans. PAS, vol. PAS-100, no. 9, pp. 4216-4223, 
ASVC is more suitable for compensating reactive power 
and/or power systems than the pulsewidth- 
modulated ASVC. 
Circuit,” 
Sept. 1981. 
[SI L. Gyugyi, N. G. Hingorani, P. R. Nannery, and N. Tai, “Ad- 
vanced Static Var Compensator Using Gate Turn-off Thyristors 
for Utility Applications,” CIGRE, 1990 Session, 23-203. 
APPENDIX 
I. TRANSIENT RESPONSE WITHOUT APPROXIMATION 
The approximation in (10) can be applied to a usually 
designed system, but not to an ASVC which is exquiped 
with a very large capacitor on the dc side. Assuming that 
-a is a real root of the characteristic equation, (9) can be 
represented by using Q: as 
s + - sinA6 
L2 
1 
( s  + a)  (52 + ps  + y) L I&)=- 
+ WO -(1 - cosA6) + - K2 sin ABcos AB} . VS L L2CS 
where 
{g sin AB + WO - Q: (1 - cos AB) 
L D1= a 2 - a B t r  
Ct2 ‘ \K2 
--sinAB- ---sinABcosAB 
L L2C 
D3 = -$sinAB - t (1 - cosAB) + ?sinAB + 
Dl(Q: - P)  
Thus, the time constant of the response of reactive power 
is given by 
1 
T =  -. 
CL 
Although the analytical solution of CL is too complex, the 
numerical solution can be easily obtained by means of a 
numerical calculation using a computer. 
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